Regviz

NXP Semiconductors /MIMXRT1011 /GPT1 /PR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/MIMXRT1011/GPT1/PR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PRESCALER_0)PRESCALER0 (PRESCALER24M_0)PRESCALER24M

PRESCALER=PRESCALER_0, PRESCALER24M=PRESCALER24M_0

Description

GPT Prescaler Register

Fields

PRESCALER

Prescaler bits

0 (PRESCALER_0): Divide by 1

1 (PRESCALER_1): Divide by 2

4095 (PRESCALER_4095): Divide by 4096
PRESCALER24M

Prescaler bits

0 (PRESCALER24M_0): Divide by 1

1 (PRESCALER24M_1): Divide by 2

15 (PRESCALER24M_15): Divide by 16

Links

()

Register License

Copyright 2016-2019 NXP All rights reserved.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data